

Module 7: Operational Amplifiers (Op-Amps) and Their Design

This module provides an in-depth exploration of Operational Amplifiers (Op-Amps), beginning with their foundational building block: the differential amplifier. We will dissect the fundamental principles, critical performance metrics, and the intricate internal architecture of practical op-amps. The module then transitions into the systematic design methodologies for each crucial stage of an op-amp, emphasizing how to achieve desired performance specifications. Finally, we will address the vital topic of frequency compensation, a necessary technique to ensure the stability of an op-amp in closed-loop configurations. Throughout, detailed explanations, relevant formulas, and practical numerical examples will be interwoven to ensure a thorough and systematic understanding.

7.1 Introduction to Differential Amplifiers

The differential amplifier stands as a cornerstone in the realm of analog circuit design, forming the very first and most critical stage within nearly all modern operational amplifiers. Unlike a single-ended amplifier that merely amplifies a signal relative to a fixed ground reference, a differential amplifier possesses the unique ability to precisely amplify the *difference* between two input signals while simultaneously suppressing any signal that is common to both inputs. This attribute is paramount for rejecting unwanted noise and interference.

7.1.1 Basic Structure and Principle of Operation:

A fundamental BJT differential amplifier, often referred to as a "differential pair," is characterized by its symmetrical construction, typically comprising:

- **Two Matched Transistors (Q1 and Q2):** These are usually Bipolar Junction Transistors (BJTs) or Field-Effect Transistors (FETs). For optimal performance, these transistors are meticulously matched in their electrical characteristics (e.g., current gain Beta for BJTs, threshold voltage V_{th} for FETs). This matching ensures that they respond identically to common-mode signals and symmetrically to differential signals.
- **Two Matched Collector/Drain Resistors (RC1 and RC2):** Connected to the collectors of Q1 and Q2 (or drains for FETs), these resistors serve to convert the differential changes in collector/drain currents into corresponding differential voltage changes at the output. It is crucial that RC1 and RC2 are as closely matched as possible for effective common-mode rejection.
- **A Common Emitter/Source Resistor (RE or RS):** This resistor is connected between the emitters of Q1 and Q2 (or sources for FETs) and a common ground or negative power supply rail. Its presence provides crucial negative feedback for common-mode signals. In high-performance differential amplifiers, this resistor is ideally replaced by a high-impedance **constant current source** to further enhance common-mode rejection.
- **Two Input Terminals (V1 and V2):** The signals to be amplified are applied to the base of Q1 and the base of Q2 (or gates for FETs). V1 is often referred to as the non-inverting input, and V2 as the inverting input, though this depends on where the output is taken.

- **Output Terminals:** The output can be obtained in two ways:
 - **Differential Output:** Taken directly between the collectors/drains of Q1 and Q2 ($V_{out} = V_{c1} - V_{c2}$ or $V_{d1} - V_{d2}$). This configuration typically offers the highest differential gain and best common-mode rejection.
 - **Single-Ended Output:** Taken from one collector/drain with respect to ground (e.g., $V_{out} = V_{c1}$ or $V_{out} = V_{c2}$). This simplifies the interface to subsequent stages but generally results in half the differential gain and reduced common-mode rejection compared to a differential output.

Principle of Operation in Detail:

1. **Differential Mode Operation (Amplifying the Difference):**
 Imagine an input where V_1 increases slightly and V_2 decreases by the same amount. This creates a pure differential input signal.
 - When V_1 increases, the base-emitter voltage of Q1 (V_{be1}) increases, causing Q1's collector current (I_{c1}) to increase.
 - Simultaneously, when V_2 decreases, the base-emitter voltage of Q2 (V_{be2}) decreases, causing Q2's collector current (I_{c2}) to decrease.
 - Crucially, because the *total* current flowing through the common emitter resistor R_E (or current source) is relatively constant, the increase in I_{c1} is almost perfectly balanced by a decrease in I_{c2} . The change in emitter voltage is minimal for differential signals because the effects from Q1 and Q2 cancel out.
 - These opposing changes in collector currents (I_{c1} increasing, I_{c2} decreasing) flow through their respective collector resistors (R_{C1} and R_{C2}).
 - If I_{c1} increases, $V_{c1} = V_{cc} - I_{c1}R_{C1}$ will decrease. If I_{c2} decreases, $V_{c2} = V_{cc} - I_{c2}R_{C2}$ will increase.
 - The differential output voltage ($V_{c2} - V_{c1}$) will therefore be amplified, as V_{c2} increases while V_{c1} decreases, resulting in a large difference. The amplifier efficiently translates the input voltage difference into a larger output voltage difference.
2. **Common Mode Operation (Rejecting Common Signals):**
 Now, consider an input where V_1 and V_2 both increase or decrease by the same amount simultaneously. This represents a common-mode signal, like noise picked up on both input lines.
 - If both V_1 and V_2 increase, both Q1 and Q2 attempt to increase their collector currents (I_{c1} and I_{c2}).
 - This collective attempt to increase current causes the total emitter current ($I_{tail} = I_{c1} + I_{c2}$) to increase.
 - This increased total current flows through the common emitter resistor (R_E). The voltage drop across R_E ($V_{RE} = I_{tail} * R_E$) therefore increases.
 - As V_{RE} increases, the voltage at the emitters of Q1 and Q2 rises.
 - This rise in emitter voltage partially cancels out the increase in the base voltages (V_1 and V_2), effectively reducing the V_{be} (or V_{gs}) of both transistors.
 - This negative feedback mechanism (due to R_E) *counteracts* the original change in input common-mode voltage, suppressing the change in collector currents (I_{c1} and I_{c2}).

- Ideally, if R_E were infinite (as provided by an ideal current source) and the transistors were perfectly matched, there would be no change in collector currents, and thus no change in output voltage for a common-mode input. In a practical circuit, a small common-mode output will exist, but it will be significantly attenuated compared to the differential signal. This demonstrates the amplifier's ability to *reject* common-mode signals.

7.1.2 Differential Gain, Common Mode Gain, Common Mode Rejection Ratio (CMRR):

These parameters are crucial metrics that quantify the performance of a differential amplifier, specifically its efficacy in amplifying desired differential signals and suppressing undesirable common-mode signals.

- **Differential Gain (A_d):**

- **Definition:** This is the amplifier's gain when only a differential input signal is applied. It measures how much the amplifier amplifies the voltage *difference* between its two input terminals.
- **Calculation:** A_d is the ratio of the change in differential output voltage to the change in differential input voltage.
- Formula (for a BJT differential pair, with output taken differentially between collectors):

$$A_d = (V_{out1} - V_{out2}) / (V_{in1} - V_{in2})$$

$$A_d = g_m * R_C$$
 Where:
 - g_m is the transconductance of one of the input transistors. For a BJT, $g_m = I_C / V_T$, where I_C is the quiescent collector current of one transistor and V_T is the thermal voltage (approximately 25 mV at room temperature, 25 degrees Celsius).
 - R_C is the value of the collector resistor for each transistor.
- **Important Note:** If the output is taken single-ended (e.g., from V_{C1} with respect to ground), the differential gain will be approximately half of the differential output gain: $A_d(\text{single-ended}) = g_m * R_C / 2$. This is because only half of the differential output swing is observed at a single collector.

- **Common Mode Gain (A_{cm}):**

- **Definition:** This is the amplifier's gain when a common-mode input signal ($V_1 = V_2 = V_{cm}$) is applied. It measures how much the amplifier amplifies any common voltage appearing on both input terminals.
- **Calculation:** A_{cm} is the ratio of the change in differential output voltage to the change in common-mode input voltage.
- Formula (for a BJT differential pair with common emitter resistor R_E , and output taken differentially):

$$A_{cm} = (V_{out1} - V_{out2}) / V_{cm}$$

$$A_{cm} = -R_C / (2 * R_E)$$
 Where:
 - R_C is the collector resistor.
 - R_E is the common emitter resistor.

- **Ideal Case:** In an ideal differential amplifier with perfect transistor matching and an ideal constant current source (which has infinite output impedance, effectively an infinite R_E), the common-mode gain A_{cm} would be zero. This signifies perfect common-mode rejection. In practical circuits, A_{cm} is a small, non-zero value due to mismatches and the finite impedance of the current source.
- **Common Mode Rejection Ratio (CMRR):**
 - **Definition:** CMRR is a critically important figure of merit for differential amplifiers and op-amps. It quantitatively expresses the amplifier's ability to suppress (reject) common-mode signals while still amplifying the desired differential signal. A higher CMRR indicates better performance.
 - Formula (Linear Ratio):

$$CMRR = |A_d / A_{cm}|$$
 - Formula (in Decibels, dB):

$$CMRR_{dB} = 20 * \log_{10}(CMRR)$$
 - **Importance:** A high CMRR is absolutely essential in applications where small differential signals need to be amplified in the presence of large common-mode noise. For example, in medical instrumentation (like ECG, EEG), the patient's body acts as an antenna, picking up significant 50/60 Hz power line hum. The desired biological signal is differential, while the hum is common-mode. A high CMRR allows the amplifier to extract the tiny biological signal while rejecting the much larger hum. Similarly, in industrial environments, signal lines are susceptible to common-mode electrical interference, which a high CMRR amplifier can effectively ignore. Any imperfections in transistor matching or resistor values will degrade the CMRR.

Numerical Example 7.1.2:

A BJT differential amplifier is designed with a collector resistor (R_C) of 10 kOhms and a common emitter resistor (R_E) of 50 kOhms. The transconductance (g_m) of each transistor is 4 mS (millisiemens). The output is taken differentially between the collectors.

- **Problem:** Calculate the differential gain (A_d), common-mode gain (A_{cm}), and the Common Mode Rejection Ratio (CMRR) in both linear ratio and decibels.
- **Given:** $R_C = 10 \text{ kOhms} = 10,000 \text{ Ohms}$, $R_E = 50 \text{ kOhms} = 50,000 \text{ Ohms}$, $g_m = 4 \text{ mS} = 0.004 \text{ S}$.
- **Part A: Calculate Differential Gain (A_d).**
 - **Formula:** $A_d = g_m * R_C$
 - **Calculation:** $A_d = 0.004 \text{ S} * 10,000 \text{ Ohms} = 40$
 - **Result:** The differential gain (A_d) is 40.
- **Part B: Calculate Common-Mode Gain (A_{cm}).**
 - **Formula:** $A_{cm} = -R_C / (2 * R_E)$
 - **Calculation:** $A_{cm} = -10,000 \text{ Ohms} / (2 * 50,000 \text{ Ohms}) = -10,000 / 100,000 = -0.1$
 - **Result:** The common-mode gain (A_{cm}) is -0.1. (The negative sign indicates a phase inversion for the common-mode output if taken differentially in this manner, but for CMRR we use the magnitude).

- **Part C: Calculate CMRR (linear ratio).**
 - **Formula:** $CMRR = |A_d / A_{cm}|$
 - **Calculation:** $CMRR = |40 / -0.1| = 400$
 - **Result:** The linear CMRR is 400. This means the amplifier amplifies the differential signal 400 times more than the common-mode signal.
- **Part D: Calculate CMRR (in decibels).**
 - **Formula:** $CMRR_{dB} = 20 * \log_{10}(CMRR)$
 - **Calculation:** $CMRR_{dB} = 20 * \log_{10}(400) = 20 * 2.602 = 52.04 \text{ dB}$
 - **Result:** The CMRR is approximately 52.04 dB.

7.1.3 Input Common Mode Range (ICMR):

- **Definition:** The Input Common Mode Range (ICMR) specifies the permissible range of voltages that can be simultaneously applied to both input terminals (V_1 and V_2 , when $V_1 = V_2 = V_{cm}$) without causing any of the internal transistors to exit their active (linear) operating region. If the common-mode input voltage falls outside this range, the amplifier's behavior becomes non-linear, leading to severe distortion or complete loss of amplification.
- **Importance:**
 - For an op-amp, a wide ICMR is highly desirable. It allows the op-amp to operate correctly even when the common-mode voltage on its inputs swings significantly, potentially close to the positive or negative power supply rails. Op-amps specified as "rail-to-rail input" are designed to have an ICMR that extends very close to the supply voltages.
 - If the input common-mode voltage exceeds the upper limit of the ICMR, the input transistors (or the tail current source) may saturate, causing the amplifier to clip the signal.
 - If the input common-mode voltage falls below the lower limit of the ICMR, the input transistors (or the tail current source) may enter cutoff, similarly leading to distortion or loss of function.
- **Factors Determining ICMR:** The boundaries of the ICMR are primarily dictated by:
 - **Power Supply Voltages:** The limits are fundamentally constrained by the positive and negative supply rails.
 - **Biasing Conditions:** The quiescent operating voltages of the transistors within the differential pair. Specifically, the voltage drop across the common emitter/source resistor or the voltage compliance requirements of the tail current source.
 - **Transistor Saturation/Cutoff Voltages:** The $V_{CE(sat)}$ (collector-emitter saturation voltage) for BJTs or $V_{ds(sat)}$ (drain-source saturation voltage) for FETs. For example, the lower limit is often set by the point where the current source transistor no longer has enough voltage headroom to operate correctly, or where the input transistors enter cutoff. The upper limit is often set by the input transistors approaching saturation or the common-mode input exceeding a level that forward-biases the base-collector junction of the input BJTs.

Numerical Example 7.1.3 (ICMR Limit Estimation):

Consider a BJT differential amplifier powered by $\pm 15\text{V}$ supplies. Each input transistor (Q1, Q2) has a $V_{BE(on)} = 0.7\text{V}$ and a $V_{CE(sat)} = 0.2\text{V}$. The constant current source in the emitter (tail current source) needs a minimum of 2V across it to operate properly (its "compliance voltage"). The voltage at the common emitter node is V_E .

- **Problem:** Estimate the lower limit of the Input Common Mode Range (ICMR_{min}).
- **Analysis:**
 - For the input transistors (Q1, Q2) to remain in the active region, their V_{BE} must be around 0.7V , and they must have sufficient V_{CE} .
 - The tail current source must also operate correctly. Its lowest voltage limit is the negative supply rail (-15V). If it needs 2V across it, then its emitter node (which is the common emitter node V_E for Q1 and Q2) must be at least $-15\text{V} + 2\text{V} = -13\text{V}$. So, $V_{E_min} = -13\text{V}$.
 - The input common-mode voltage (V_{cm}) is applied to the base. For the transistor to remain active, $V_{cm} = V_E + V_{BE(on)}$.
 - To find ICMR_{min}, we use the minimum possible V_E .
- **Calculation:**
 - $\text{ICMR}_{min} = V_{E_min} + V_{BE(on)}$
 - $\text{ICMR}_{min} = -13\text{V} + 0.7\text{V} = -12.3\text{V}$
- **Result:** The estimated lower limit of the Input Common Mode Range (ICMR_{min}) is -12.3V . If V_{cm} goes below -12.3V , the tail current source will not function correctly, or the input transistors may enter cutoff. (The upper limit would involve ensuring collector saturation is avoided for the input transistors, which depends on collector voltage, supply, and differential signal).

7.2 Building Blocks of Op-Amps

A typical general-purpose operational amplifier (op-amp) is an intricately designed integrated circuit composed of several interconnected stages, each meticulously crafted to fulfill a specific role in achieving the op-amp's overall superior performance. These stages are cascaded to deliver the defining characteristics of an op-amp: extraordinarily high voltage gain, very high input impedance, and very low output impedance. While proprietary designs exist, most op-amps adhere to a common, well-established three-stage architecture:

1. Differential Input Stage:

- **Function:** This is the initial and arguably most critical stage of the op-amp, responsible for accepting the two input signals (inverting and non-inverting) and providing the first stage of amplification. It amplifies the difference between these two signals while rejecting any common-mode voltage.
- **Key Characteristics:**
 - **High Input Impedance:** This stage is designed to draw minimal current from the signal source. For op-amps using BJT input transistors, the input impedance is high (typically hundreds of kOhms to MOhms), limited by the base current. For FET input op-amps (e.g., JFET or MOSFET inputs), the input impedance can be astronomically high (tera-Ohms), as the gate current is extremely low.

- **High Common Mode Rejection Ratio (CMRR):** As discussed in section 7.1, this stage provides the primary common-mode rejection for the entire op-amp. It effectively filters out common-mode noise, ensuring that only the desired differential signal is amplified.
 - **Initial Voltage Gain:** While not providing the entire open-loop gain, it contributes a significant initial voltage gain to the differential signal.
 - **Input Bias Current and Input Offset Voltage:** These are inherent imperfections of the input stage. Input bias current refers to the tiny DC currents that flow into or out of the op-amp's input terminals to properly bias the input transistors. Input offset voltage is the small DC voltage difference that must be applied between the input terminals to make the output voltage exactly zero (assuming no load). Minimizing these parameters is a key design goal.
 - **Typical Components and Techniques:** Consists of a precisely matched pair of BJTs or FETs. Often employs an active current mirror as the collector/drain load for the input differential pair. This active load not only provides higher differential gain than passive resistors but also contributes to better common-mode rejection by enhancing the common-mode output impedance.
2. **Intermediate Gain Stages (Voltage Amplifier Stages):**
- **Function:** Following the differential input stage, these one or more stages are primarily responsible for delivering the vast majority of the op-amp's extremely high open-loop voltage gain. They take the (already amplified) differential or single-ended output from the first stage and further amplify it to achieve the characteristic gain of hundreds of thousands to millions.
 - **Key Characteristics:**
 - **Very High Voltage Gain:** Each intermediate stage is configured to provide substantial voltage amplification. Often, a single high-gain stage is sufficient, but sometimes two stages are cascaded for even higher gain.
 - **High Output Impedance:** These stages are optimized for voltage amplification, so their output impedance is typically quite high. This high impedance is generally buffered by the subsequent output stage, which is designed for low output impedance.
 - **Level Shifting:** These stages frequently incorporate circuitry for DC level shifting. This is crucial because the output of the differential input stage might have a significant DC offset voltage, and the final output stage typically needs to be biased to allow its output to swing symmetrically around ground (or the center of the supply rails). Level shifting ensures the DC voltage is correctly translated without clipping the signal. This can be achieved using common-collector/common-drain configurations (emitter/source followers) or by current sources that effectively shift the DC voltage level.
 - **Typical Components and Techniques:** Often utilize common-emitter (for BJT) or common-source (for FET) configurations. To maximize gain, these stages invariably use active loads (current mirrors) instead of passive resistors. Active loads provide much higher dynamic resistance than passive resistors, translating into higher voltage gain while conserving chip area. This

is also the stage where **frequency compensation** is typically applied (as discussed in 7.4).

3. Output Stage:

- **Function:** This is the final stage of the op-amp, serving as a buffer and power amplifier. Its primary purpose is to enable the op-amp to deliver significant current to external loads (e.g., other integrated circuits, sensors, small motors, cables) with minimal loss of voltage gain and while maintaining a very low output impedance. It acts as the interface between the high-impedance, high-voltage-gain internal stages and the low-impedance external world.
- **Key Characteristics:**
 - **Low Output Impedance:** Critical for driving current into a load without significant voltage drop. This allows the op-amp to maintain its output voltage even under varying load conditions.
 - **High Current Capability:** Must be able to source and sink the required load current, typically ranging from a few milliamps to hundreds of milliamps.
 - **Linearity for Large Swings:** Designed to maintain linearity (low distortion) even when driving large output voltage and current swings, especially crucial in Class AB configurations.
 - **Power Efficiency:** While not as efficient as dedicated high-power audio amplifiers, efficiency is a consideration to minimize on-chip heat dissipation, which can affect overall performance and reliability.
- **Typical Components and Techniques:** The most common configuration for the output stage of a general-purpose op-amp is a **Class AB push-pull emitter follower (for BJT op-amps) or source follower (for FET op-amps)**. This configuration provides the best compromise between good linearity (minimizing crossover distortion, discussed in 7.3.3) and reasonable efficiency. Class A output stages are highly linear but inefficient and thus rarely used in general-purpose op-amps. Class B output stages, while efficient, suffer from severe crossover distortion and are avoided in linear op-amp designs unless advanced compensation is used.

These three cascaded and carefully interconnected stages work in concert to achieve the defining characteristics of an ideal operational amplifier: exceptionally high open-loop gain, very high input impedance, and very low output impedance, making the op-amp a versatile and ubiquitous building block in analog electronic systems.

7.3 OP-AMP Design Principles

Designing an operational amplifier from the ground up involves a systematic approach to each of its constituent stages, ensuring that individual stage performance contributes to the overall desired op-amp specifications. This section elaborates on the design principles for the critical input differential amplifier, the intermediate gain stages, and the final output stage.

7.3.1 Design of Differential Amplifier for a Given Specification (e.g., CMRR, Gain):

The input differential amplifier is the "front end" of the op-amp, setting crucial parameters like input impedance, noise performance, offset voltage, and common-mode rejection. Its design is fundamental to the op-amp's overall quality.

Detailed Design Steps and Formulas:

1. **Define Target Specifications:** Before beginning the design, clearly define the performance goals for the differential input stage. These typically include:
 - Desired Differential Voltage Gain (A_d): How much the stage should amplify the difference.
 - Target Common Mode Rejection Ratio (CMRR): How well it should reject common-mode noise.
 - Required Input Common Mode Range (ICMR): The permissible voltage swing on the common inputs.
 - Input Bias Current (I_b) / Input Offset Current (I_{os}) limits: How much current the inputs draw.
 - Input Offset Voltage (V_{io}) limits: The voltage required to null the output.
 - Power Supply Voltages (V_{cc} , V_{ee}): The available power rails.
2. **Select Input Transistor Type (BJT vs. FET):**
 - **BJTs:** Offer lower input offset voltage, lower input noise current, and typically higher transconductance for a given current. Their main drawback is higher input bias current (due to base current) and lower input impedance compared to FETs.
 - **FETs (JFETs or MOSFETs):** Provide extremely high input impedance (negligible gate current) and lower input noise voltage. However, they may have higher input offset voltage and lower transconductance than BJTs for the same current. The choice depends heavily on the primary op-amp application (e.g., BJT for general purpose, FET for high-impedance sensors).
3. **Determine Tail Current (I_{tail}):**
 - The total quiescent current flowing through the common emitter/source connection of the differential pair (often provided by a current source) is the "tail current" (I_{tail}). This current is critical as it sets the quiescent operating current for each transistor (I_c for BJT, I_d for FET).
 - Typically, for a balanced design, this current is split equally between the two input transistors: $I_{c1} = I_{c2} = I_C = I_{tail} / 2$.
 - **Impact of I_{tail} :**
 - Higher I_{tail} leads to higher g_m (transconductance), which generally means higher differential gain and faster response.
 - However, higher I_{tail} also means higher power consumption and potentially higher noise.
 - A typical range for I_{tail} in general-purpose op-amps might be from tens of microamperes to a few milliamperes.
 - **Formula for BJT Transconductance (g_m):** $g_m = I_C / V_T$ (where V_T is the thermal voltage, approx 25mV at room temperature).
 - **Formula for FET Transconductance (g_m):** $g_m = 2 * I_{DSS} / |V_P| * \sqrt{I_D / I_{DSS}}$ for JFET, or $g_m = 2 * k_n * (V_{gs} - V_{th})$ for MOSFET. (It's often simpler to use $g_m = 2 * I_D / (V_{gs} - V_{th})$ for MOSFETs in saturation).
4. **Calculate Collector/Drain Resistors (R_C):**

- These resistors (R_C for BJT, R_D for FET) convert the differential current changes into differential voltage changes. Their value directly impacts the differential gain.
 - **Formula for Differential Gain (A_d) with Differential Output:** $A_d = g_m * R_C$
 - **Formula for Differential Gain (A_d) with Single-Ended Output:** $A_d = g_m * R_C / 2$ (Since the output is taken from one side, you only see half the total differential swing relative to common).
 - **Rearranging for R_C (for single-ended output, common in op-amp intermediate stages):** $R_C = (2 * A_{d_target}) / g_m$.
 - **Practical Constraint:** The selected R_C must allow sufficient voltage headroom for the transistors to remain in their active region, even during the maximum expected signal swing, and for the intermediate gain stage to be properly biased. Calculate the quiescent voltage drop across R_C ($I_C * R_C$) and ensure the collector voltage ($V_{CC} - I_C * R_C$) provides sufficient V_{CE} for the transistor.
5. **Design the Common-Mode Current Source (or Determine Effective R_E):**
- This is crucial for achieving high CMRR. Instead of a simple resistor, an active current source (e.g., a simple BJT current mirror, a Widlar current source, or a Wilson current source) is almost always used for the tail current in high-performance op-amps.
 - **Reason for Active Current Source:** An ideal current source has infinite output impedance. The output impedance of the current source effectively acts as the R_E (common emitter/source resistance) in the common-mode gain formula. A larger R_E results in a smaller A_{cm} and thus a higher CMRR.
 - **Formula for Common-Mode Gain (A_{cm}):** $A_{cm} = -R_C / (2 * R_{E_effective})$
 - **Formula for CMRR (linear):** $CMRR = |A_d / A_{cm}| = |(g_m * R_C) / (-R_C / (2 * R_{E_effective}))| = 2 * g_m * R_{E_effective}$ (This formula holds for both differential and single-ended output for CMRR of the input stage).
 - **Designing for Desired CMRR:** To meet a target CMRR, you can determine the required minimum effective output resistance of the current source:
 $R_{E_effective_min} = CMRR_{target} / (2 * g_m)$.
 - **Current Source Selection:** Choose a current source topology that provides the desired I_{tail} and has an output impedance (often the output resistance ' r_o ' of the current source transistor) that meets or exceeds $R_{E_effective_min}$. More complex current sources (like Wilson or cascode current mirrors) offer higher output impedance for better CMRR.

Numerical Example 7.3.1 (Detailed Differential Amplifier Design):

Design the input stage of an op-amp using a BJT differential pair to meet the following specifications:

- Target Differential Gain (A_d) = 150 (single-ended output from one collector).
- Target $CMRR_{dB}$ = 90 dB.
- Total Tail Current (I_{tail}) = 200 microamperes (μA).
- Assume V_T = 25 mV.

- **Problem:** Determine the required collector resistor (R_C) and the minimum effective output resistance ($R_{E_effective}$) for the tail current source.
- **Given:** $A_d = 150$ (single-ended), $CMRR_{dB} = 90$ dB, $I_{tail} = 200$ μ A, $V_T = 25$ mV.
- **Step 1: Calculate Quiescent Collector Current (I_C) for each transistor.**
 - Since I_{tail} is split equally: $I_C = I_{tail} / 2 = 200 \mu A / 2 = 100 \mu A = 0.0001$ A.
- **Step 2: Calculate Transconductance (g_m) for each transistor.**
 - **Formula:** $g_m = I_C / V_T$
 - **Calculation:** $g_m = 0.0001 \text{ A} / 0.025 \text{ V} = 0.004 \text{ S} = 4 \text{ mS}$.
- **Step 3: Calculate Collector Resistor (R_C).**
 - **Formula for single-ended A_d :** $A_d = g_m * R_C / 2$
 - **Rearrange for R_C :** $R_C = (2 * A_d) / g_m$
 - **Calculation:** $R_C = (2 * 150) / 0.004 \text{ S} = 300 / 0.004 = 75,000 \text{ Ohms} = 75 \text{ kOhms}$.
 - **Result:** The required collector resistor (R_C) for each side is 75 kOhms.
- **Step 4: Convert $CMRR_{dB}$ to linear ratio.**
 - **Formula:** $CMRR_{(linear)} = 10^{(CMRR_{dB} / 20)}$
 - **Calculation:** $CMRR = 10^{(90 / 20)} = 10^{4.5} = 31,622.78$.
 - **Result:** The target linear $CMRR$ is approximately 31,623.
- **Step 5: Calculate the minimum required effective common-mode resistance ($R_{E_effective}$).**
 - **Formula for $CMRR_{(linear)}$:** $CMRR = 2 * g_m * R_{E_effective}$
 - **Rearrange for $R_{E_effective}$:** $R_{E_effective} = CMRR / (2 * g_m)$
 - **Calculation:** $R_{E_effective} = 31,622.78 / (2 * 0.004 \text{ S}) = 31,622.78 / 0.008 \text{ S} = 3,952,847.5 \text{ Ohms} = 3.95 \text{ MOhms}$.
 - **Result:** The tail current source must have an effective output resistance of at least 3.95 MOhms to achieve a 90 dB $CMRR$. This would necessitate a very high-quality active current source (e.g., a cascode current mirror).

7.3.2 Design of Gain Stages (Intermediate Amplification):

The intermediate gain stages are responsible for providing the bulk of the op-amp's remarkably high open-loop voltage gain. They typically follow the differential input stage, often taking a single-ended output from it.

Detailed Design Considerations:

1. Maximize Voltage Gain:

- The primary objective is to achieve extremely high voltage gain. Traditional passive resistors as loads limit gain and consume valuable chip area.
- **Active Loads (Current Mirrors):** This is the almost universal solution in integrated circuit op-amps. Instead of a resistor, a current mirror (e.g., a simple two-transistor current mirror or a cascode current mirror) acts as the collector/drain load. An active load presents a very high dynamic output resistance (typically comparable to the output resistance of the gain transistor itself, r_o).
- **Voltage Gain (A_v):** For a common-emitter/common-source stage with an active load, the voltage gain is approximately: $A_v = -g_m * (r_o_{transistor} || r_o_{load})$

$r_{o_active_load}$). Since both r_o values are high, the resulting gain can be very large (e.g., thousands).

- **Multiple Stages:** If one intermediate gain stage cannot provide enough gain to meet the overall op-amp open-loop gain specification, multiple intermediate stages can be cascaded. However, each additional stage introduces more poles, complicating frequency compensation. Most modern op-amps achieve sufficient open-loop gain with just one main intermediate gain stage.

2. DC Level Shifting (for proper biasing of the output stage):

- The output of the differential input stage, and thus the input to the intermediate gain stage, often has a DC voltage level that is significantly above ground or the negative supply rail.
- The output stage, particularly a Class AB push-pull configuration, typically requires its input DC voltage to be near ground or the center of the supply rails for symmetrical output swings.
- **Level Shifting Techniques:**
 - **Emitter/Source Follower:** A common-collector (emitter follower) or common-drain (source follower) stage can be used. These stages provide unity voltage gain (or slightly less) but shift the DC voltage level downwards by approximately one V_{BE} drop (for BJT) or the gate-source voltage (for FET).
 - **Zener Diodes / Diode Strings:** A series of Zener diodes or forward-biased diodes can be used to create a fixed voltage drop, thus shifting the DC level.
 - **Current Source with Resistor:** A resistor in series with a current source can create a controlled voltage drop for level shifting.
- The level shift must be carefully designed to ensure the subsequent stage's input transistor is properly biased and has sufficient headroom for signal swing.

3. **Minimal Loading Effects:** The intermediate gain stage should be designed such that it is not heavily loaded by the subsequent output stage. This typically means the output stage should have a relatively high input impedance compared to the output impedance of the intermediate gain stage. Emitter followers (output stage) naturally provide high input impedance.

4. **Bandwidth and Stability Considerations:** The intermediate gain stage is where the dominant pole for frequency compensation is typically introduced (covered in section 7.4). Its design must account for the effects of internal parasitic capacitances and how they interact with the overall compensation strategy to ensure stable operation.

Numerical Example 7.3.2 (Intermediate Gain Stage Gain Calculation):

An intermediate gain stage uses a BJT configured as a common-emitter amplifier with an active load. The transconductance (g_m) of the BJT is 20 mS, and its output resistance (r_o) is 50 kOhms. The active load (current mirror) presents an effective output resistance of 80 kOhms.

- **Problem:** Calculate the voltage gain (A_v) of this intermediate gain stage.
- **Given:** $g_m = 20 \text{ mS} = 0.020 \text{ S}$, $r_{o_transistor} = 50 \text{ kOhms} = 50,000 \text{ Ohms}$, $r_{o_active_load} = 80 \text{ kOhms} = 80,000 \text{ Ohms}$.

- **Step 1: Calculate the effective output resistance (R_{out}) of the stage.**
 - **Formula:** $R_{out} = r_{o_transistor} \parallel r_{o_active_load} = (r_{o_transistor} * r_{o_active_load}) / (r_{o_transistor} + r_{o_active_load})$
 - **Calculation:** $R_{out} = (50,000 * 80,000) / (50,000 + 80,000) = 4,000,000,000 / 130,000 = 30,769.23 \text{ Ohms}$.
 - **Result:** The effective output resistance of the stage is approximately 30.77 kOhms.
- **Step 2: Calculate the voltage gain (A_v).**
 - **Formula:** $A_v = -g_m * R_{out}$ (The negative sign indicates inversion)
 - **Calculation:** $A_v = -0.020 \text{ S} * 30,769.23 \text{ Ohms} = -615.38$
 - **Result:** The voltage gain of this intermediate stage is approximately -615.38. This high gain demonstrates why active loads are crucial.

7.3.3 Design of Output Stages (Class A, AB for Driving Load):

The final stage of the op-amp, the output stage, acts as a buffer and power amplifier. Its primary responsibility is to deliver sufficient current to the load at a low output impedance, while maintaining the linearity of the amplified signal.

Detailed Design Considerations and Classes of Operation:

1. **Primary Goal: Low Output Impedance and High Current Capability:**
 - To effectively drive varying and often low-impedance loads (e.g., down to 2 kOhms for general-purpose op-amps, or even tens of Ohms for power op-amps), the output stage must have a very low output impedance. This ensures that the output voltage does not drop significantly when a load draws current.
 - Emitter follower (common collector for BJT) or source follower (common drain for FET) configurations are almost universally used. These stages intrinsically provide high current gain (thus high current capability from the power supply) and very low output impedance.
 - The transistors in the output stage are typically larger than those in the input or intermediate stages to handle the higher currents and associated power dissipation.
2. **Linearity and Efficiency: Choosing the Class of Operation:**

The choice of operating class for the output stage is a trade-off between linearity (how distortion-free the output is) and efficiency (how much power is wasted as heat).

 - **Class A Output Stage:**
 - **Characteristics:** The output transistor (or pair of transistors) conducts current for the entire 360 degrees of the input signal. It maintains a constant quiescent current, even with no signal.
 - **Pros:** Offers the highest linearity and lowest distortion because the transistor always operates in its active region, avoiding turn-on/turn-off non-linearities.
 - **Cons:** Extremely inefficient (maximum theoretical efficiency of 25% with resistive load, 50% with transformer). Significant quiescent power is continuously dissipated as heat, even when no signal is present.

This is generally unacceptable for integrated circuit op-amps due to heat limits and power consumption.

- **Application:** Very rarely used as the main output stage in general-purpose op-amps due to inefficiency, but might be found in extremely low-power or very high-precision op-amps where thermal dissipation isn't an issue.

- **Class B Output Stage:**

- **Characteristics:** Uses a push-pull configuration (complementary NPN/PNP or N-channel/P-channel transistors). Each transistor conducts for only 180 degrees of the input cycle. Ideally, there is no quiescent current.
- **Pros:** Highly efficient (maximum theoretical efficiency of 78.5%) because power is only consumed when a signal is present.
- **Cons:** Suffers from severe **crossover distortion**. Because transistors require a small turn-on voltage (e.g., 0.7V for silicon BJT VBE), there's a dead zone around the zero-crossing where neither transistor is fully "on," resulting in a highly distorted output. This is generally unacceptable for a linear op-amp.
- **Application:** Not used directly in linear op-amps without mitigation.

- **Class AB Output Stage (The Preferred Choice for Op-Amps):**

- **Characteristics:** This is the most common and practical choice for the output stage of linear op-amps. It is a push-pull configuration where each transistor conducts for *slightly more than* 180 degrees (e.g., 185 to 200 degrees) of the input cycle.
- **Key Design Feature: Quiescent Bias:** A small, carefully controlled quiescent bias current is made to flow through both output transistors, even when no signal is present. This slight "trickle" current ensures that both transistors are always at least minimally conducting, or just barely turning on, when the signal crosses zero.
- **Mitigating Crossover Distortion:** The small overlap in conduction effectively eliminates the "dead zone" of Class B, resulting in a much smoother, more linear transition between the positive and negative halves of the output waveform. This significantly reduces crossover distortion.
- **Efficiency:** The efficiency is very good, slightly less than Class B (typically 60% to 75% maximum theoretical) due to the small quiescent power dissipation, but vastly superior to Class A.
- **Biasing Network Design (Vbe Multiplier):** To establish the quiescent bias current and eliminate crossover distortion, a biasing network (often called a "Vbe multiplier" or "rubber diode" circuit for BJTs) is used between the bases of the complementary output transistors. This network provides a stable voltage differential (typically around 1.2V to 1.4V for silicon BJTs, enough to slightly turn on both NPN and PNP output devices) that sets the quiescent current. This circuit is usually implemented with one transistor and two resistors, allowing the quiescent current to be adjusted.

- **Thermal Stability:** The quiescent bias point in Class AB must be thermally stable, as V_{BE} changes with temperature. The V_{be} multiplier circuit is designed to track these temperature changes.

Numerical Example 7.3.3 (Class AB Biasing):

A Class AB output stage uses complementary NPN and PNP transistors. For silicon transistors, assume $V_{BE(on)} = 0.7V$ for both. A V_{be} multiplier circuit is used to bias the output stage. We want a small quiescent current to flow, ensuring no crossover distortion.

- **Problem:** What is the approximate voltage that the V_{be} multiplier circuit should establish between the bases of the NPN and PNP output transistors for minimal crossover distortion?
- **Analysis:**
 - For the NPN transistor to conduct, its V_{BE} must be at least $\sim 0.7V$.
 - For the PNP transistor to conduct, its $|V_{BE}|$ must be at least $\sim 0.7V$ (meaning its emitter voltage should be $0.7V$ higher than its base voltage).
 - To ensure both are slightly on at zero crossing, the total voltage difference between the base of the NPN and the base of the PNP needs to accommodate the sum of their $V_{BE(on)}$ values.
- **Calculation:**
 - Required Base-to-Base Voltage (V_{BB}) = $V_{BE(on)}_{NPN} + V_{BE(on)}_{PNP}$
 - $V_{BB} = 0.7V + 0.7V = 1.4V$
- **Result:** The V_{be} multiplier circuit should be designed to provide approximately $1.4V$ between the bases of the complementary output transistors to achieve Class AB operation and eliminate crossover distortion. (In practice, this voltage might be slightly adjusted up or down to fine-tune the quiescent current.)

7.4 Frequency Compensation

Frequency compensation is an indispensable design technique employed in nearly all high-gain, multi-stage amplifiers, most notably operational amplifiers. Its fundamental purpose is to ensure the **stability** of the amplifier when negative feedback is applied. Without proper compensation, the inherent characteristics of high-gain amplifiers can cause them to become unstable and oscillate when used in closed-loop configurations.

7.4.1 Need for Compensation:

1. **Phase Shift Accumulation and Oscillation:**
 - **Poles:** Every RC network (resistor and capacitor combination) within an amplifier stage introduces a "pole" in its frequency response. Each pole causes the gain to roll off at a rate of -20 dB per decade (-6 dB per octave) and introduces an increasing phase lag, eventually reaching 90 degrees at very high frequencies.

- **Multi-Stage Accumulation:** A typical op-amp has multiple such poles (e.g., from the input differential stage, intermediate gain stage, and output stage, along with parasitic capacitances). Each pole adds to the total phase shift.
 - **The Instability Condition:** An amplifier with negative feedback will oscillate if two conditions are met simultaneously:
 - The magnitude of the **loop gain ($A\beta$)** is equal to or greater than unity (0 dB). Loop gain is the product of the op-amp's open-loop gain (A) and the feedback factor (β).
 - The total phase shift around the feedback loop reaches 360 degrees (or 0 degrees, considering the 180-degree phase inversion inherent in negative feedback). This means the amplifier's internal phase shift (due to poles) becomes 180 degrees at the frequency where loop gain is 0 dB or more.
 - For example, if an op-amp has three poles, and all are active at frequencies where the gain is still high, the total phase shift can easily exceed 180 degrees (e.g., $3 * 90 = 270$ degrees theoretical maximum). If this occurs at or above the unity-gain frequency, the negative feedback becomes positive feedback, leading to sustained oscillations.
2. Maintaining Stability with Feedback:
- Frequency compensation strategically modifies the open-loop frequency response (specifically, the gain and phase characteristics) of the op-amp. The goal is to ensure that when the open-loop gain drops to unity (0 dB), the total phase shift within the amplifier is significantly less than 180 degrees. This difference is quantified by the phase margin. A commonly accepted stability criterion requires a phase margin of at least 45 degrees, and preferably 60 degrees, for good transient response (no ringing).

7.4.2 Common Compensation Techniques (e.g., Dominant Pole Compensation):

The most prevalent and effective frequency compensation technique for general-purpose operational amplifiers is **dominant pole compensation**.

- **Principle of Dominant Pole Compensation:**
 - This technique involves intentionally introducing a single, very large capacitance at a strategic internal node within the amplifier. This capacitance is designed to create a "dominant pole" at a much lower frequency than any other intrinsic pole within the op-amp.
 - This dominant pole forces the open-loop gain to roll off at a controlled rate of -20 dB per decade (-6 dB per octave) from a relatively low frequency. This ensures that the gain reaches unity (0 dB) at a frequency where the total phase shift accumulated from all other internal poles is still well below 180 degrees.
 - The 20 dB/decade roll-off corresponds to a maximum phase lag of 90 degrees introduced by that dominant pole. If the gain drops to unity while only this dominant pole is active, the amplifier will be stable. In practice, other poles will begin to affect the phase, but the dominant pole ensures adequate phase margin.
- **Location of the Compensation Capacitor (C_c):**

- The compensation capacitor (C_c) is almost universally placed between the input and output terminals of the second (intermediate) gain stage. For a BJT common-emitter gain stage, this means connecting C_c between its collector and base.
- **Why this location?** The Miller Effect comes into play here in a beneficial way. When a capacitor (C_c) is connected between the input and output of an inverting gain stage (like a common-emitter/source stage), it appears as an effectively much larger capacitance at the input of that stage. This Miller-multiplied capacitance ($C_{\text{Miller}} = C_c * (1 + |A_{v_intermediate_stage}|)$) creates a very low-frequency dominant pole at the output of the differential input stage.
- By carefully selecting a small physical C_c (e.g., tens of picofarads), the Miller effect multiplies it into a large effective capacitance (e.g., hundreds or thousands of picofarads), thus creating the desired low-frequency dominant pole without requiring a physically large capacitor on the integrated circuit.
- **Impact on Overall Op-Amp Performance:**
 - **Reduced Open-Loop Bandwidth:** This is the primary consequence and necessary trade-off of dominant pole compensation. The intentional creation of a low-frequency dominant pole significantly reduces the open-loop bandwidth of the op-amp. The frequency at which the open-loop gain drops to unity (known as the **unity-gain bandwidth, GBW, or f_T**) is now directly controlled by this dominant pole.
 - **Guaranteed Stability:** This controlled reduction in bandwidth is precisely what ensures stability. By making the gain drop to 0 dB well before the cumulative phase shift approaches 180 degrees, oscillations are prevented.
 - **Slew Rate Limitations:** The compensation capacitor (C_c) must be charged and discharged by the limited currents available from the preceding stage (the differential input stage). If the input signal changes too rapidly, the currents available may not be sufficient to charge/discharge C_c quickly enough. This limitation is called the **slew rate**, which defines the maximum rate of change of the output voltage (in V/microsecond). If the required output change exceeds the slew rate, the output will distort (slew-rate limiting). A larger C_c (for lower GBW) or lower available charging current will result in a lower slew rate.
 - **Gain-Bandwidth Product (GBW):** For dominantly compensated op-amps, the product of the mid-band open-loop gain and the 3dB bandwidth is approximately constant and equal to the unity-gain bandwidth. This means if you increase the gain by using feedback, the bandwidth decreases proportionally.
- **Formula (Simplified for Unity-Gain Bandwidth, GBW):**

$$GBW = g_{m_compensated_stage} / (2 * \pi * C_c)$$

Where:

 - $g_{m_compensated_stage}$ is the transconductance of the transistor in the intermediate gain stage where C_c is placed.
 - C_c is the physical compensation capacitance.
 - This formula highlights the direct relationship between the compensation capacitor and the resulting unity-gain bandwidth.

Numerical Example 7.4.2 (Dominant Pole Compensation Design):

An op-amp's intermediate gain stage has a transconductance (g_m) of 5 mS. We need to implement dominant pole compensation to achieve a unity-gain bandwidth (GBW) of 1 MHz.

- **Problem:** Calculate the value of the compensation capacitor (C_c) required.
- **Given:** $g_{m_compensated_stage} = 5 \text{ mS} = 0.005 \text{ S}$, $\text{GBW} = 1 \text{ MHz} = 1,000,000 \text{ Hz}$.
- **Formula:** $\text{GBW} = g_{m_compensated_stage} / (2 * \pi * C_c)$
- **Rearrange for C_c :** $C_c = g_{m_compensated_stage} / (2 * \pi * \text{GBW})$
- **Calculation:**
 - $C_c = 0.005 \text{ S} / (2 * 3.14159 * 1,000,000 \text{ Hz})$
 - $C_c = 0.005 / 6,283,180 = 7.9577 * 10^{-10} \text{ Farads}$
 - $C_c = 0.79577 \text{ nF}$ (nanofarads) or approximately 795.77 pF (picofarads).
- **Result:** A compensation capacitor (C_c) of approximately 796 pF would be required to achieve a 1 MHz unity-gain bandwidth with this gain stage. This value of C_c would then be subject to Miller multiplication, creating the low-frequency dominant pole.

Other Compensation Techniques (Brief Mention):

While dominant pole compensation is the most common and robust method for general-purpose op-amps, other more advanced techniques exist for specific applications requiring even higher bandwidth or more precise control over frequency response:

- **Lead Compensation:** Involves adding a zero to the frequency response curve. A zero causes the gain to flatten out (0 dB/decade slope) and provides a phase *lead* (reduction in phase lag). This can be used to increase the phase margin at frequencies closer to the unity-gain frequency, potentially allowing for higher bandwidth.
- **Pole-Zero Compensation:** A more complex approach that combines the effects of intentionally placed poles and zeros to sculpt the overall frequency response and phase characteristic precisely. This offers greater flexibility but also greater design complexity.
- **Feedforward Compensation:** In some cases, high-frequency signals can be "fed forward" (bypassing certain slower, high-gain stages) directly to a later stage. This can improve the high-frequency response and slew rate, often used in very high-speed video op-amps.